


$$1. a) \left(200 + \frac{60 \times 2 \times 10^9}{1440 \times 1024} + 300 \right) \times \frac{3648}{x}$$

$$= 148456500$$

$$\therefore x = 96B$$



(+) 2. a) i. ADD AX, BX ↴

PF = 1 → even 1's in lower order 8 bits

OF = 1 → (+) + (+) = (-)

0011 ← 3A53

0100 ← 4D31

8784

1000 0111 1000 0100

(-)

(-) ii. SUB AX, CX ↴

PF = 0 → odd 1's in lower order 8 bits

OF = 1 → (-) - (+) = (+)

1000 ← 8784

0010 ← (-) 2BA1

5BE3

0101 1011 1110 0011

(+)

b) Multiplexed pins are the connections which can serve multiple works. For 8086, $AD0 - AD15$ are multiplexed pins as they can serve as A.B. and D.B.

CS Scanned with CamScanner

3. a) We know,

$$P.A. = \text{Segment} * 10H + \text{Offset}$$

i) Now, for SS:

$$P.A. = 7CA2 * 10H + 3344 = 7FD64 H$$

$$\text{Segment} * 10 H = 7FD64 - B294 = 74AD0 H$$

$$\text{Segment} = (74AD0/10) = 74AD H (\text{Ans.})$$

ii) Now, for DS:

$$P.A. = 6D2A * 10H + 11AA = 6E44A H$$

$$\text{Offset} = 6E44A - 2B41 * 10 H = 4303A H \Rightarrow 20 \text{ bits}$$

This is invalid because here offset > 16 bits.

b) Let,

The A.B. of SRAM is x bits and D.B. of SRAM is y bits.

So, the A.B. of DRAM is 2x bits and D.B. of DRAM is 2y bits.

We know, $2^{\text{A.B.}} \times \text{D.B.} = \text{Ram Size}$

ATQ,

$$2^x \times y = 8 \times 2^{10} \times 8 \dots\dots(i)$$

$$2^{2x} \times 2y = 64 \times 2^{10} \times 2^{10} \times 8 \dots\dots(ii)$$

Dividing (ii) by (i) we get,

$$2^x \times 2 = 8 \times 2^{10} \Rightarrow 2^x = 2^{12} \text{ So, } x = 12$$

For SRAM,

$$2^{12} \times y = 8 \times 2^{10} \times 8 \Rightarrow y = 16$$

A.B. of SRAM = 12 bits

D.B. of DRAM = $2 \times 16 = 32$ bits

$$4. \text{ Ram capacity} = 2^{10} \times 16 \text{ bits} = 2 \text{ KB}$$

$$\text{No, of RAMs required} = 10 \text{ KB} / 2 \text{ KB} = 5$$

Address mapping

2nd Ram:

3rd last address = AD3FD H

5th last address = AD3FB H


7th last address = AD3F9 H

4th Ram:

3rd last address = ADBFD H

5th last address = ADBFB H

7th last address = ADBF9 H



5(a)

$$\text{No. of interrupts} = \frac{2 \times 2^{10}}{4}$$

$$= 512$$

$$\begin{aligned}\text{Last interrupt} &= 511 \\ &= 1FFH\end{aligned}$$

$$\begin{aligned}\text{lower byte of IP} &= 1FFH * 4H \\ &= 007FC H\end{aligned}$$

$$\begin{aligned}\text{lower byte of CS} &= 007FEH \\ &(\underline{\text{Answer}})\end{aligned}$$

physical address 1C203H

IP = 2003H

$$\therefore CS = \frac{1C203H - 2003H}{101H}$$

$$= 1A20H$$

Stack content

Sequence :

1. Push Flag register
2. Clear TF and IF
3. Push CS
4. Push IP
5. Load new IP and CS from IVT

2003H
1A20H
F202H